

GRAY WIRES 200V

9	8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---	---

BLUE WIRES 220V

9	8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---	---

BROWN WIRES 240V

9	8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---	---

VOLTAGE SELECTION BLOCKS

VIOLET WIRES 100V

9	8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---	---

YELLOW WIRES 120V

9	8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---	---

MONITOR UNIVERSAL POWER SUPPLY ONLY AC/DC/0-CH ONLY


LIGHTING

PLUG

TO ON/OFF & INTERLOCK SWITCHES

GAME WIRING DIAGRAM

The audio circuit is repeated on Sheet 1, Side B including more information about its operation.



SLAM SWITCH
6V 6V

BU
BU

15 POS MEX PLUS + MALE TERMINALS

COIN COUNTER *

COIN SWITCH #2 (RIGHT)

COIN SWITCH #1 (LEFT)

COIN #2 (LEFT)

COIN #1 (RIGHT)


FRONT VIEW OF COIN COUNTER

[illegible]

 A Warner Communications Company

© 1979 Atari, Inc.

CLOCK





The basic frequency of the sync generator is a 12.096 MHz clock, generated by crystal Y1. The output of the oscillator, viewed with an oscilloscope, is a signal with a period of 83 nanoseconds.

The oscillator frequency is divided down by binary counters R4, R5, and R6. These provide various horizontal synchronization frequencies (1H thru 256H). The final output of the horizontal counting chain is 256H. This signal is, in effect, a division of the oscillator frequency by 768, or 15.750 Hz. The period of 256H is about 63.5 microseconds. The 256H signal, as well as other horizontal signals, are used to generate H BLANK and H SYNC timing pulses.



The 256H signal is used to generate vertical sync signals 1V thru 128V. The 128V signal is, in effect, a division of the 256H frequency by 262. This results in the final output from the counters of 60 Hz (16.6 milliseconds). The various vertical sync signals address sync PROM L4 whose data is latched at the output of L5.

The end result of the horizontal and vertical timing waveform is to synchronize the TV monitor display. This display consists of 262 horizontal lines per frame; only 240 lines are visible, since the last 22 lines occur during vertical blanking. Each line is equivalent to 768 clock pulses. Each frame is repeated 60 times per second, providing the necessary frequency of display refresh for a stable, nonfllickering display.

HORIZONTAL SYNC




VERTICAL SYNC




MICROPROCESSOR


WATCHDOG & POWER RESET



ENDSCREEN



INTERRUPT REQUEST



The microprocessor controls all circuits on the game PCB, excluding the Sync Circuit and Watchdog and Power Reset Circuit. The Sync Circuit provides 4H (750 KHz) for the Φ 0 clock input to the microprocessor.


The Watchdog and Power Reset Circuit forces the microprocessor into its initialization sequence during initial power-up, or if the program strays from its normal sequence. When power is initially applied to the PCB, capacitor C13 and resistor R89 form a time constant that forces RESET low until the +5 VDC logic power becomes stable.

During normal operation, the microprocessor outputs address 5000 (hexadecimal) that is decoded by the address decoder for the WATCHDOG signal. This signal is received at the pin 13 input of B5. This signal input causes pins 2 and 3 of counter A4 to go high which resets the counter to a zero count output. If the WATCHDOG pulse is not received before the counter reaches the count of eight, RESET goes low, causing the microprocessor to jump to its initialization sequence.

Flip-flop A8 provides an interrupt request (IRQ) input to the microprocessor. The IRQ is a timing signal used by the microprocessor so it knows when to look for coins, when to write to the LED latches, and when to display motion objects.

Address bus ABUS0 thru ABUS11 is selected from either address lines AB0 thru AB11 from the microprocessor, or from various horizontal and vertical sync signals. This arrangement makes it possible for the microprocessor to write data into or read data out of the RAM when B Φ 2 is high. When B Φ 2 is low, data is read out of the RAM by the alphanumeric generator.

ADDRESS DECODER



The address decoder receives addresses from the microprocessor, decodes the addresses, and turns on the required circuitry for carrying out the instruction for that address. The address map, to the right of this text, is for the 4-Player Football game. This map provides the necessary information for operating the circuitry with the Atari Automatic ROM/RAM Tester. Before connecting the Tester, do the following:


1. Remove the microprocessor.
2. Short pin 37 to 39 of microprocessor socket C2/3.
3. Ground pin 9 of edge-connector J19.

The ones and zeros in the ADDRESS column of the address map indicate the address necessary for information to be passed to and from the microprocessor. A 0 indicates that the address line is low, and a 1 indicates the line is high. Blank spaces indicate that it doesn't matter whether the address line is low or high. An A indicates that the address line is used as part of the functional address for that particular peripheral access. In the DATA column, a D indicates that the data line is used to transfer information.


MEMORY MAP																
ADDRESS										DATA			FUNCTION			
HEX(OCT)										DEC(HEX)			DESCRIPTION			
0000-00FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000-00FF WORKING RAM
0100-01FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0100-01FF PFS RAM & DIFF OBJECTS
0200-02FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0200-02FF MOTION RAM ORGANIZATION
0300-03FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0300-03FF MOTION RAM ORGANIZATION
0400-04FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0400-04FF MOTION RAM ORGANIZATION
0500-05FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0500-05FF MOTION RAM ORGANIZATION
0600-06FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0600-06FF MOTION RAM ORGANIZATION
0700-07FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0700-07FF MOTION RAM ORGANIZATION
0800-08FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0800-08FF MOTION RAM ORGANIZATION
0900-09FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0900-09FF MOTION RAM ORGANIZATION
0A00-0AFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0A00-0AFF MOTION RAM ORGANIZATION
0B00-0BFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0B00-0BFF MOTION RAM ORGANIZATION
0C00-0CFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0C00-0CFF MOTION RAM ORGANIZATION
0D00-0DFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0D00-0DFF MOTION RAM ORGANIZATION
0E00-0EFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0E00-0EFF MOTION RAM ORGANIZATION
0F00-0FFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0F00-0FFF MOTION RAM ORGANIZATION
1000-10FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1000-10FF MOTION RAM ORGANIZATION
1100-11FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1100-11FF MOTION RAM ORGANIZATION
1200-12FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1200-12FF MOTION RAM ORGANIZATION
1300-13FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1300-13FF MOTION RAM ORGANIZATION
1400-14FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1400-14FF MOTION RAM ORGANIZATION
1500-15FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1500-15FF MOTION RAM ORGANIZATION
1600-16FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1600-16FF MOTION RAM ORGANIZATION
1700-17FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1700-17FF MOTION RAM ORGANIZATION
1800-18FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1800-18FF MOTION RAM ORGANIZATION
1900-19FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1900-19FF MOTION RAM ORGANIZATION
1A00-1AFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1A00-1AFF MOTION RAM ORGANIZATION
1B00-1BFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1B00-1BFF MOTION RAM ORGANIZATION
1C00-1CFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1C00-1CFF MOTION RAM ORGANIZATION
1D00-1DFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1D00-1DFF MOTION RAM ORGANIZATION
1E00-1EFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1E00-1EFF MOTION RAM ORGANIZATION
1F00-1FFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1F00-1FFF MOTION RAM ORGANIZATION
2000-20FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2000-20FF MOTION RAM ORGANIZATION
2100-21FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2100-21FF MOTION RAM ORGANIZATION
2200-22FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2200-22FF MOTION RAM ORGANIZATION
2300-23FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2300-23FF MOTION RAM ORGANIZATION
2400-24FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2400-24FF MOTION RAM ORGANIZATION
2500-25FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2500-25FF MOTION RAM ORGANIZATION
2600-26FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2600-26FF MOTION RAM ORGANIZATION
2700-27FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2700-27FF MOTION RAM ORGANIZATION
2800-28FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2800-28FF MOTION RAM ORGANIZATION
2900-29FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2900-29FF MOTION RAM ORGANIZATION
2A00-2AFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2A00-2AFF MOTION RAM ORGANIZATION
2B00-2BFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2B00-2BFF MOTION RAM ORGANIZATION
2C00-2CFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2C00-2CFF MOTION RAM ORGANIZATION
2D00-2DFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2D00-2DFF MOTION RAM ORGANIZATION
2E00-2EFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2E00-2EFF MOTION RAM ORGANIZATION
2F00-2FFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2F00-2FFF MOTION RAM ORGANIZATION
3000-30FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3000-30FF MOTION RAM ORGANIZATION
3100-31FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3100-31FF MOTION RAM ORGANIZATION
3200-32FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3200-32FF MOTION RAM ORGANIZATION
3300-33FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3300-33FF MOTION RAM ORGANIZATION
3400-34FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3400-34FF MOTION RAM ORGANIZATION
3500-35FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3500-35FF MOTION RAM ORGANIZATION
3600-36FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3600-36FF MOTION RAM ORGANIZATION
3700-37FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3700-37FF MOTION RAM ORGANIZATION
3800-38FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3800-38FF MOTION RAM ORGANIZATION
3900-39FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3900-39FF MOTION RAM ORGANIZATION
3A00-3AFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3A00-3AFF MOTION RAM ORGANIZATION
3B00-3BFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3B00-3BFF MOTION RAM ORGANIZATION
3C00-3CFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3C00-3CFF MOTION RAM ORGANIZATION
3D00-3DFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3D00-3DFF MOTION RAM ORGANIZATION
3E00-3EFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3E00-3EFF MOTION RAM ORGANIZATION
3F00-3FFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3F00-3FFF MOTION RAM ORGANIZATION
4000-40FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4000-40FF MOTION RAM ORGANIZATION
4100-41FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4100-41FF MOTION RAM ORGANIZATION
4200-42FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4200-42FF MOTION RAM ORGANIZATION
4300-43FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4300-43FF MOTION RAM ORGANIZATION
4400-44FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4400-44FF MOTION RAM ORGANIZATION
4500-45FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4500-45FF MOTION RAM ORGANIZATION
4600-46FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4600-46FF MOTION RAM ORGANIZATION
4700-47FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4700-47FF MOTION RAM ORGANIZATION
4800-48FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4800-48FF MOTION RAM ORGANIZATION
4900-49FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4900-49FF MOTION RAM ORGANIZATION
4A00-4AFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4A00-4AFF MOTION RAM ORGANIZATION
4B00-4BFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4B00-4BFF MOTION RAM ORGANIZATION
4C00-4CFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4C00-4CFF MOTION RAM ORGANIZATION
4D00-4DFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4D00-4DFF MOTION RAM ORGANIZATION
4E00-4EFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4E00-4EFF MOTION RAM ORGANIZATION
4F00-4FFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4F00-4FFF MOTION RAM ORGANIZATION
5000-50FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5000-50FF MOTION RAM ORGANIZATION
5100-51FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5100-51FF MOTION RAM ORGANIZATION
5200-52FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5200-52FF MOTION RAM ORGANIZATION
5300-53FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5300-53FF MOTION RAM ORGANIZATION
5400-54FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5400-54FF MOTION RAM ORGANIZATION
5500-55FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5500-55FF MOTION RAM ORGANIZATION
5600-56FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5600-56FF MOTION RAM ORGANIZATION
5700-57FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5700-57FF MOTION RAM ORGANIZATION
5800-58FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5800-58FF MOTION RAM ORGANIZATION
5900-59FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5900-59FF MOTION RAM ORGANIZATION
5A00-5AFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5A00-5AFF MOTION RAM ORGANIZATION
5B00-5BFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5B00-5BFF MOTION RAM ORGANIZATION
5C00-5CFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5C00-5CFF MOTION RAM ORGANIZATION
5D00-5DFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5D00-5DFF MOTION RAM ORGANIZATION
5E00-5EFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5E00-5EFF MOTION RAM ORGANIZATION
5F00-5FFF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	5F00-5FFF MOTION RAM ORGANIZATION
6000-60FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6000-60FF MOTION RAM ORGANIZATION
6100-61FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6100-61FF MOTION RAM ORGANIZATION
6200-62FF	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6200-62FF MOTION RAM ORGANIZATION
6300-63FF	X	0	0	0	0	0	0									

VIDEO GENERATOR


The address decoder outputs the scrollfield write enable signal SFWR, and the microprocessor selects the appropriate RAM pair with address lines ABUS0 and ABUS5.



Data Selectors F4, H4, I4 and K4 select the addressing mode for the Video Generator RAM. When 4H is high, the MPU addresses the RAM, via ABUS 0-9. When 4H is low, the Video Generator RAM is addressed by either the scrollfield horizontal address (SFH 3-7) or by the sync chain (8H-64H and 16V-128V). 256H determines which of these two addresses the RAM when 4H is low. When 256H is low sync is selected. When 256H is high, scrollfield is selected.




Multiplexer E6 selects the output of the RAM.



When the RAM is written to by the microprocessor, SFWR is low and a RAM pair is written to by the selection of ABUS0 and ABUS5. Data is written into the RAM through data bus DBUS0 thru DBUS7. Data is read out of the RAM on data lines PFD0 thru PFD31.

The latched data output of D5 is compared with horizontal sync 8H thru 64H, to enable the playfield to scroll (shift) in steps of 8H. SFH0 thru SFH2 selects the scrollfield output from multiplexer C8 in steps of 1H.



ALPHANUMERICS GENERATOR



Alphanumerics data is stored in the microcomputer RAM. This information is latched at the output of latch P2 when the microprocessor reads the RAM. Latched RAM data RAMD0 thru RAMD5 addresses the alphanumerics PROM R2. The RAMD7 signal enables the PROM. RAMD6 is used to invert (reflect) the data output of the PROM both horizontally and vertically at the output of multiplexer R1. Therefore, the same data output is used at both ends of the monitor. The ALPHABLANK signal ensures that the alphanumerics appear only at each end of the horizontal scan line.


FROM MICROCOMPUTER DATA BUS

VIDEO GENERATOR RAM





Graphics PROMs M5 and N5 contain the graphics data for both the playfield and motion objects. Address inputs PIC0 thru PIC5 select the picture. Inputs GA6 thru GA8 select the actual line of the picture to be output. PIC7 determines whether or not the picture is reflected horizontally. When MATCH is low, the multiplexers are enabled for writing motion object video data into motion object RAM B6.

Adders H8 and K8 compare the vertical line presently being scanned with RAM data PFD9 thru PFD15, which define the vertical location of the motion object. When the inputs are equal, MATCH is latched low, permitting the motion object data to be output from the graphics PROM. LINE0 thru LINE2 count up for the eight scan lines of the motion object picture.





Motion object video is written into RAM B6 during horizontal blanking. Signals PFD16 thru PFD23 latched at the output of D7 define the horizontal location of the motion object on the scan line. When HLD goes low, the position data is loaded into counters B7 and C7. The output of counters B7 and C7 then are used to address RAM B6, so that RAWVID picture data can be loaded into the RAM. At the beginning of the actual scan line, counters B7 and C7 are reset to zero. They begin counting up at a 6-MHz rate. When they reach the address at which the motion object video was loaded into the RAM for that particular scan line, the video data is outputted from RAM B6, and sent to the video summing circuit (A8, pin 2).

The microprocessor reads the latched playfield and motion objects data bytes on data lines D0 thru D7.




The alphanumerics, playfield, motion objects video and vertical and horizontal sync signals are all summed at the video summer. The VBLANK signal ensures that there is no video during the vertical blanking period.

The SCROLLGATE signal ensures that the playfield and motion object video is only output during the portion of the screen scanned, when 256H is high, conditioned by 256H**.



4-PLAYER FOOTBALL
VIDEO GENERATOR AND
ALPHANUMERICS GENERATOR
034754xx A



A Warner Communications Company
© 1979 Atari, Inc.



The sequence for reading the SELECT1, SELECT2, SLAM, 2/4PLAYER, and option switches is as follows:

- LD1 and LD2 are latched low at the output of H9 on the rising edge of OUT1.
- IN2 from the address decoder enables input ports L9 and K10.
- The microprocessor reads the switches on data lines D0 to D7 through counters M9, N9, H10 and J10.

The Trak Balls are read by the microprocessor through input ports L9, L10, K10 and K11. Ports L9 and K10 are enabled by IN2 from the address decoder, and L10 and K11 are enabled by IN0. When LD1 and LD2 are both high, the microprocessor reads the rate of turn for the Trak Balls connected to J11 and M10, or connected to J10 and M9. When LD1 is low and LD2 is high, the microprocessor reads the rate of turn for the Trak Balls connected to the input of counters H11 and N10, or H10 and N9. When LD1 and LD2 are both low, the microprocessor reads the direction of the "right hand" Trak Balls on data lines D4-D7, and the "left hand" Trak Balls on data lines D0-D3.




The audio generator generates the crowd, hit, and whistle sounds. The crowd sound is generated from random noise from A9 and B9. The volume of the crowd sound is controlled the AUD0 thru AUD3 data latched at the output of F9. Hit is enabled by the HIT data latched at the output of H9. A "hit" occurs when the ball is caught or kicked.)


Whistle is enabled by WHISTLEN data from the output of latch H9. The audio output to the Regulator/Audio PCB is out of phase at the J19 connector, pins 8 and 9. Therefore, the audio section of the Regulator/Audio PCB acts as a push-pull amplifier. The amplifier is enabled when ATTRACT, from latch F9, is high.

The LEDs on the top of the 4-Player Football game are connected in a matrix. The anodes are strobed by vertical sync. The cathodes are controlled by latched data from the microcomputer. The LEDCL signal is generated by the IRQ counter at the IRQ input of the microprocessor. Since the microprocessor knows when each LED anode driver is being strobed at any given time, all the microprocessor needs to do to light an LED is latch the appropriate data line by outputting the address for the OUT3 enabling signal from the address decoder. When the latched data line is high, the appropriate LED is lighted. Team 1 LEDs, excluding their kick LED, are connected to anode B. All Team 2 LEDs, excluding their kick LED, are connected to anode D. The kick LEDs of both Team 1 and Team 2 are connected to anode C.

Coin and self-test switch inputs are connected to +5 VDC through pullup resistors. When a switch is closed, that input is pulled to ground. The switch is read by the microprocessor when switch input port K9 is enabled by IN1 from the address decoder.



4-PLAYER FOOTBALL
SWITCH INPUTS, COIN COUNTER
AND LED OUTPUTS
034754-xx A



© 1979 Atari, Inc.